Senior Design Verification Engineer - Singapore
6 days ago

Job description
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.
Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.
Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Access all high-level positions and get the job of your dreams.
Similar jobs
· Description:As a design verification engineer, you will be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, ...
11 hours ago
As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities. · ...
5 days ago
Commitment Period: Jan 2026 onwards (Full-time Internship, min. 6 months) · Job Description · As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification method ...
11 hours ago
Description: · As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, ...
11 hours ago
Job summary · Join AMD as a Verification Engineer for cutting-edge server memory products. Drive verification efforts of DDR interfaces and possess advanced knowledge of SystemVerilog, UVM, C/C++, and scripting languages like Python/Perl. · ...
5 days ago
This is a design verification engineer role within a passionate verification team that aims to achieve zero-defects with smart approaches in large verification spaces. · ...
1 week ago
The automotive industry is undergoing a major transformation since the invention of internal combustion engine nearly 150 years ago. Increasing level of autonomy and network connectivity has resulted in the demand of new generation in-vehicle networking technology using Automotiv ...
11 hours ago
The Opportunity: Our client Leading technology innovator in the semiconductor industry. Job Responsibilities: Perform and debug physical verification flows such as DRC LVS ERC Collaborate with Physical Design teams to resolve PV issues Work with rule deck teams to identify and fi ...
1 month ago
A Digital IC Verification Engineer position at a well-known company in Singapore requires experience in electronic engineering, computer science or related fields. This role involves defining verification plans and test cases for chip design specifications. · Bachelor's degree or ...
1 month ago
Responsibilities · Define verification plans and test cases based on chip design specifications, and establish the verification environment · Collaborate with chip design engineers in identifying and fixing design defects and continuously improve verification coverage · Participa ...
11 hours ago
+Job summary · Responsible for module verification and system verification of SOC digital circuits. · +QualificationsExperience in algorithm-based digital circuit development. · Proficient in Verilog or SystemVerilog syntax, and skilled in using scripting languages such as C/Tcl/ ...
2 weeks ago
Bring more to life. · At Leica Microsystems, one of Danaher's 15+ operating companies, our work saves lives—and we're all united by a shared commitment to innovate for tangible impact. · ...
3 weeks ago
Responsible for module verification and system verification of SOC digital circuits; write verification specifications, test plans, and test cases according to the design specifications; set up the verification platform and environment. · ...
1 month ago
Job Description · [What you will do] Module/IP/SOC design verification. · Develop and review test plans. · Develop verification environment/testbench in Module/IP/SOC level. · Develop verification IP and reference model. · Implement test with randomization-based coverage driven v ...
7 hours ago
We are seeking a motivated Design Verification (DV) Intern to join our team. The successful candidate will assist in the development and implementation of mixed-signal verification for broadband amplifiers. · This role offers an excellent opportunity to learn from industry expert ...
1 week ago
Job Responsibilities: · 1. Responsible for module verification and system verification of SOC digital circuits; · 2. Write verification specifications, test plans, and test cases according to the design specifications; · 3. Set up the verification platform and environment; debug ...
11 hours ago
We are looking for passionate and energetic Solution Integration Verification Engineer in Singapore. · ...
3 weeks ago
Responsible for module verification and system verification of SOC digital circuits. · ...
1 month ago
The AI Chip Team focuses on the research and development of artificial intelligence chips with products spanning both cloud and edge applications. · ...
2 weeks ago
The ASIC/SoC Design Verification Engineer will collaborate with design engineers and architects to define, document and implement detailed test plans for the SoC design verification. · ...
1 week ago