- Lead RTL-to-GDSII implementation for multiple SoC programs, overseeing synthesis, floorplanning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, and physical verification (DRC/LVS).
- Provide strategic leadership and technical direction to physical design teams, ensuring successful and timely tapeouts of complex, high-performance SoCs.
- Mentor and develop engineering talent, fostering a culture of innovation, collaboration, and continuous improvement.
- Oversee team structure, hiring, performance management, and career development to build and retain a high-performing physical design organization.
- Drive cross-functional collaboration with design teams to influence design decisions and ensure successful project execution.
- Navigate and resolve cross-functional conflicts effectively, fostering alignment and maintaining momentum across diverse teams.
- Drive the development and adoption of next-generation physical design methodologies, flows, and automation to improve productivity and design quality.
- Manage project schedules, resources, and risk, ensuring alignment with business goals and customer requirements.
- Represent the physical design function in cross-org and executive-level discussions, contributing to long-term technology and product strategy.
- Collaborate with EDA vendors and internal CAD teams to evaluate and deploy new tools and technologies.
- Bachelor's, Master's, or PhD degree in Electrical Engineering, Computer Engineering, or a related field.
- 15+ years of progressive experience in back-end physical design and verification, including significant leadership roles.
- Proven track record of leading and scaling physical design teams, managing complex SoC projects, and delivering high-quality tapeouts under aggressive schedules.
- Deep expertise in hierarchical physical design strategies, methodologies, and advanced process node challenges.
- In-depth understanding of current design technologies used in major foundries.
- Strong understanding of ASIC design flow, RTL integration, synthesis, and timing closure.
- In-depth knowledge of modern EDA tools and flows.
- Proficient in automation and scripting using Makefile, Tcl, Python, or Perl to enhance design efficiency and flow robustness.
- Strong communication and collaboration skills, with the ability to influence cross-functional teams and executive stakeholders.
- Experience in developing and deploying advanced physical design methodologies and flows.
- Familiarity with AI/ML-driven optimization in physical design tools is a plus.
-
The Silicon Platform Team acts as the core R&D middleware group for chip development within the company. · ...
Singapore2 weeks ago
-
Responsibility for digital circuit physical implementation and PV/PI signoff; perform full-chip STA signoff and conduct SPICE simulation for critical timing paths. · ...
Singapore1 month ago
-
The Silicon Platform Team acts as the core R&D middleware group for chip development within the company. · The team covers the full spectrum of the chip design flow, including Logic Synthesis, Design for Testability (DFT), Backend Design, Physical and STA (Static Timing Analysis) ...
Singapore1 month ago
-
Job Description · MediaTek's Physical Design team is responsible for implementing top · quality digital backend design · for our advanced process chips, which have billions of transistors. · [What's in it for you?] Responsible for physical design and development of a variety of S ...
Singapore InternshipSHIP4 days ago
-
The Physical Design Engineer will be responsible for high-performance block implementation , perform block level floor planning , power grid implementation, APR placement, timing optimisation , CTS and routing . · At least 3 years of hands-on experience in digital-physical design ...
Singapore1 month ago
-
Responsibility · 1. Responsible for digital circuit physical implementation (RTL to GDS) and PV/PI signoff; perform full-chip STA signoff, participate in defining STA signoff standards, and conduct SPICE simulation for critical timing paths; 2. Develop, optimize, and maintain PR/ ...
Singapore5 days ago
-
We are looking for a sharp hands-on engineer to join our backend team. In this role you will focus on block-level execution.You will move beyond standard nodes to work on ultra-deep submicron geometries receiving mentorship from senior leads to master the flow. · ...
Singapore $7,500 - $10,000 (SGD)1 week ago
-
Silicon Labs is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. · ...
Singapore Full time1 month ago
-
Responsibility · Responsible for digital circuit physical implementation (RTL to GDS) and PV/PI signoff; perform full-chip STA signoff, participate in defining STA signoff standards, and conduct SPICE simulation for critical timing paths; · Develop, optimize, and maintain PR/PV ...
Central Region1 day ago
-
Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world's most highly integrated SoCs, Silicon Labs provides device makers the so ...
Singapore1 week ago
-
Job Description · Lead the physical design of automotive‑grade SoC chips, driving the complete RTL‑to‑GDS flow while ensuring full compliance with functional safety standards (ISO · Work closely with the front‑end design team to support architecture analysis, logic synthesis, an ...
Singapore2 days ago
-
We are seeking a Senior Physical Design Engineer to join our high-performance design team working on next-generation transceiver IPs targeting the TSMC 5nm, 3nm technology node. · You will take ownership of physical implementation from RTL to GDSII, ensure timing and power closur ...
Singapore Full time2 weeks ago
-
We are seeking a highly skilled and experienced Senior Physical Chip Design Engineer to lead the development and optimization of low-power, high-performance chip design processes. This role requires a deep understanding of advanced semiconductor technologies and the proven abilit ...
Singapore Full time3 days ago
-
About Marvell · Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell, you can affe ...
SG - Singapore4 days ago
-
Job Description · [What you will do] IC physical design of 12nm/6nm/4nm and below world leading advanced process chip, from RTL to GDS. · Block owner, take block of 2~3 Million instances, working on Synthesis/APR (auto place and route)/Signoff · Block coordinator role for more th ...
Singapore5 days ago
-
Maxlinear is seeking a Principal Physical Design Engineer to join our team in Singapore. Be part of a SoC LPS team dealing with complex Communication ICs (wifi, router, ethernet ) in 7nm and below. · ...
Singapore1 month ago
-
Physical Design Engineer (Digital IC) · Reporting to: General Manager · The client is a new startup chip design service company in Singapore. The company is headquartered in Singapore. The company's main business is chip design services and chip mass production business, ...
Singapore1 week ago
-
· Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Conne ...
Singapore2 days ago
-
Job Description · Lead the physical design of automotive‑grade SoC chips, driving the complete RTL‑to‑GDS flow while ensuring full compliance with functional safety standards (ISO · Work closely with the front‑end design team to support architecture analysis, logic synthesis, an ...
Singapore River1 day ago
-
About Marvell · Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell, you can affec ...
Singapore1 day ago
Technical Director, Physical Design - Singapore - Marvell Technology
Description
About MarvellMarvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
Built on decades of expertise and execution, Marvell's custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business models. In this unique role, you'll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance processor chips in a leading-edge CMOS process technology, targeted at server, 5G/6G, automotive, and networking applications.
What You Can Expect
As a senior leader in the central physical design team, you will:
Shape the long-term vision for physical design capabilities and infrastructure in alignment with company-wide technology strategy.
With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We're dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it's like to work at Marvell, visit our Careers page.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Interview Integrity
As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
-
Physical Design Engineer
Only for registered members Singapore
-
Physical Design Engineer
Only for registered members Singapore
-
Physical Design Engineer
Only for registered members Singapore
-
IC Physical Design
InternshipSHIP MediaTek- Singapore
-
Physical Design Engineer
Only for registered members Singapore
-
Physical Design Engineer
BITMAIN- Singapore
-
Physical Design Engineer
Only for registered members Singapore
-
Physical Design Intern
Full time Only for registered members Singapore
-
Physical Design Engineer
Only for registered members Central Region
-
Physical Design Intern
Only for registered members Singapore
-
Principal Physical Design Engineer
Only for registered members Singapore
-
Senior Physical Design Engineer
Full time Only for registered members Singapore
-
Physical Chip Design Engineer
Full time SUNLUNE (SINGAPORE) PTE. LTD.- Singapore
-
Technical Director, Physical Design
Only for registered members SG - Singapore
-
IC Physical Design Engineer
MediaTek- Singapore
-
Principal Physical Design Engineer
Only for registered members Singapore
-
Physical IC Design Engineer
Only for registered members Singapore
-
Senior Physical Design Engineer
Only for registered members Singapore
-
Principal Physical Design Engineer
Only for registered members Singapore River
-
Senior Engineer, Physical Design
Marvell Technology- Singapore